Abstract-The use of data acquisition cards with FPGAs has permitted to develop a real time pattern recognition algorithm for disruption predictions for JET. Using 13 waveforms from JET database an algorithm for detecting incoming plasma disruptions has been implemented. The algorithm was originally developed in MATLAB using floating point representation. In this work we show a methodology based in Virtual Instrumentation technologies to implement the real time version of the algorithm using Intelligent Data Acquisition Cards (IDAQ), data acquisition (DAQ) devices with field programmable gate array (FPGA) for local processing. The whole system for evaluating the real time disruption detection (RTDD) has been implemented using the Intelligent Test and Measurement System (ITMS) platform. ITMS offers distributed data acquisition, distribution and real time processing capabilities with advanced, but easy to use, software tools that simplify application development and system setup. The RTDD hardware implementation uses a standard PXI/PXIe architecture consisting of: two 8 channel analog output cards to play the desired signals from JET database; two 8 channel DAQ cards with FPGA for feature extraction; and a system CPU running a real time operating system for classification and decision making in order to estimate an incoming disruption.
I. INTRODUCTION
T HE physical phenomena leading to disruptions are very complex and non-linear, and therefore no satisfactory model has been devised so far either for their avoidance, or their prediction [1] - [3] . In the work developed by Ratta et al. [4] a suitable method for the real time detection of an incoming disruption in JET is described. The method uses a specific application of Support Vector Machines (SVM) based on an original combination of SVM classifiers. The identification of a disruption is carried out with a two layer classifier. The first layer follows the temporal evolution of the plasma through 3 sequential SVM classifiers, and the second one implements a decision function to trigger or not an alarm. The signals used to analyze the temporal evolution of the plasma are shown in Table I , and the basic steps of the algorithm are as follows.
a) The thirteen signals are acquired continuously at a sample rate of 1 kS/s in blocks of 30 samples providing 13 data blocks. b) For each data block, a discrete Fourier transform (DFT) is performed using a fast Fourier transform (FFT) algorithm in order to obtain a spectrum estimation , where i refers to signal identification number (Id number in Table I) , and k is an index of the DFT coefficients . Using the spectral deviation is estimated by mean of (1), where refers to the mean value of for to (1) By applying (1) to the 13 signals of Table I , the feature vector is built (2)
0018-9499/$26.00 © 2011 IEEE c) The feature vector is then used to compute the distances , to the respective separating hyperplanes of the first layer classifiers, which correspond to the 3 closest past temporal segments of 30 ms. The equations used to compute the distances are (3), (4) and (5) . In these equations , are the values obtained in the training process of the first layer SVM (3) (4) (5) d) These distances are the inputs to the decision function, (6) , obtained in the training process of the second layer classifier. The evaluation of this function determines whether an alarm must be triggered or not.
In their work, Ratta et al. used the MATLAB software both for developing and validating this algorithm. According to the abovementioned procedure in order to run this algorithm in real time it must be executed in a cyclical way, and the computation time must not exceed 30 ms.
II. INTELLIGENT DATA ACQUISITION
In the perspective of next generation machines, the traditional machine operation approach based in setting up the parameters of a discharge in feed-forward, based on the off-line data analysis performed on previous similar experiments, is not considered adequate [5] . The new paradigm proposed requires realtime tools to pre-process, distribute, and even analyze the data gathered by the diagnostics, so that the machine operation can be adapted dynamically depending on the temporal evolution of the plasma properties. This requires to include data processing capabilities in the DAQ systems used in the diagnostics, so new techniques based on pattern recognition, event detection and data reduction are added to their conventional tasks (data acquisition and logging). This in turn presents another problem from the point of view of the development of the DAQ system, as the number of tasks that it must accomplish, and therefore its processing capabilities, increase. Distributed multi-core multi-processor architectures such as ITMS are therefore needed to make this possible.
In particular, the use of Field Programmable Gate Array (FPGA) based technologies is attracting considerable attention in the fusion community for data pre-preprocessing in diagnostics [6] , [7] . However, the traditional FPGA development cycle based in the use of computer-aided design (CAD) tools, which require the use of schematics, or the so called high level description languages, to describe the system functionality, discourages many potential users of using this powerful technologies. Alternative design tools such as those based in virtual instrumentation technologies are starting to be used to overcome these limitations. These tools are based in the use of data acquisition cards with FGPAs that can be programmed from high level programming languages such as LabVIEW. The use of these technologies permits to pre-process the acquired data in real time without increasing the CPU load of the DAQ system's host processor, providing the so called intelligent data acquisition (IDAQ). When the hardware resources of these cards are not enough for an application, they can be combined with other tools based in real time operating system, such as LabVIEW Real Time, to build a complete real time solution using the same development tools.
Therefore the two main objectives of this work have been: first, to implement a real time disruption detection system based in the work by Ratta et al. using FPGAs; secondly, to evaluate the benefits of alternative development tools for FPGAs based in virtual instrumentation to investigate their possible benefits with respect to traditional development tools.
III. METHODOLOGY
There are several issues that must be addressed in order to implement a signal processing algorithm such as the one in this application into a FPGA. First, the algorithm's processing requirements must be evaluated to assess its possible implementation in real time. Then the limitations imposed by the used of fixedpoint arithmetic must be considered, as performing floatingpoint operation in FPGAs consumes a lot of hardware resources. Next, the hardware resources needed must be evaluated and compared with those available in commercial products to propose a possible implementation. And finally, the system must be validated using real signals.
In our case first we analyzed the MATLAB code implemented by Ratta et al. for the detection of the incoming disruption. This code was written using standard MATLAB functions using floating-point numeric representation (double), so the first step was to rewrite it in LabVIEW in order to evaluate its performance and to tune it to run in real time. A small modification had to be done as the original MATLAB code performed 30-points FFTs, and there are only power-of-two FFT intellectual properties (IPs) hardware modules for FPGAs. Despite the small increase in the reaction time of the system, from 30 ms to 32 ms, it has been proved that this modification has no impact on the behavior of the algorithm as it produces the same results regarding the detection of an incoming disruption. In addition, it increases the execution speed of the algorithm as the FFT function is more efficient, and it simplifies the implementation in the FPGA version.
The algorithm's LabVIEW version was tested in the system CPU (view section for IV for details), obtaining an execution time of 6 ms for the computation of the FFT and the spectral estimation of the 13 signals, and 2 ms for the computation of the hyper-plane distance . Therefore, the global execution time for the algorithm was approximately 8 ms, which confirmed that a real time implementation was possible without further changes.
Then before porting the LabVIEW code to a FPGA target, we rewrote the algorithm using fixed-point numeric representation to evaluate possible consequences, but the algorithm still performed adequately. We took advantage of the LabVIEW possibility to adjust every particular variable to a specific fixed-point size as this is very useful in order to dimension adequately the resources that will be needed in the FPGA. Finally, we ported the code to the FPGA using the LabVIEW/FPGA tools in order to estimate the amount of resources consumed in the synthesis process. Unfortunately, the following conclusions were obtained in this step.
• At that moment, there was no DAQ card available with an FPGA that had more than eight analog input channels in the form factor selected for the implementation (PXI). Therefore, two cards, each with eight analog input channels, had to be used. This already makes it difficult to include all functions in the IDAQ cards, as the feature vectors had to be computed in different devices.
• It was only possible to implement a single FFT per card if other operations had to be performed in the same IDAQ card. The amount of resources consumed by the FFT IP block was very high for implementing more than one in the FPGA device available (Virtex-5 LX60).
• However, the small execution time of the FFT IP block allowed a sequential implementation of the FFT for the 8 channels acquired by each IDAQ card • With the abovementioned restriction it was also possible to implement the spectral deviation estimator in the FPGA. • But unfortunately, at this point the amount of hardware resources available in the FPGA device were not enough to implement the equations for computing the distances to the respective separating hyper-planes of the first layer classifiers, (3), (4) and (5). Even an implementation based in look-up tables stored in random access memory (RAM) blocks did not fit in the available resources. As a result, a mixed solution based in the use of the FPGA for computing the feature vectors, and the host computer running a real time operating system to run the rest of the algorithm had to be used. Under these circumstances, the possibility to use the same development environment, in this case LabVIEW, for all the design and implementation process is considered a crucial advantage. IV. IMPLEMENTATION DETAILS In order to implement the complete system we have chosen the ITMS platform [5] This platform uses the PXI technology form factor (Fig. 1) . For this specific implementation, we use commercial products from National Instruments. The chassis is a hybrid PCI and PCIe chassis in 3U size, model PXIe-1062Q; the embedded system CPU (SCPU) is the model PXIe-8130; two 8-channel high-speed analog output modules, PXI-6713, are used to simulate the experiment by reproducing signals from JET database; and two 8-channel intelligent data acquisition cards, PXI-7851R, are used to acquire and process the signals. An additional external computer has to be used only for development purposes. It must be noticed that the analog output cards have been added in order to make the experiment simulation part as independent as possible from the real time disruption detection part of the implementation.
The following software has been used in the implementation: the ITMS software modules coded in LabVIEW Real Time to run in the SCPU; National Instrument's NI-DAQmx and Remote Device Access (RDA) drivers for analog output generation and data acquisition from FPGA DAQ cards; and the LabVIEW development tools running in the external computer. The details of the implementation are described in the following sections.
A. Signal Generation
The signal generation process is implemented using the two 8-channel DAQ cards PXI-6713 for generating the 13 necessary signals (see Fig. 2 ). The signals are reproduced using binary files constructed using JET database files. The waveforms must be normalized to transform the engineering values to voltages, and interpolated (up to 100 kS/s) to enhance the quality of the signal generated. An application developed in LabVIEW deals with all the process and sends the samples to the DAQ cards (S GEN). The application can play different signal sets of different discharges. 
B. Data Acquisition and Spectral Deviation Estimation.
The 13 signals are acquired using two PXI-7851R cards (IDAQ in Fig. 3 ), using eight channels from one card, and five from the other one. Each card includes also a VIRTEX 5 LX60 FPGA. The code implemented in each DAQ card is the same as they are devoted to compute the feature vector from each signal data block. The operations executed by the FPGA are summarized in Fig. 4 . The signals are sampled at 1 kS/s and the binary values are stored in eight FIFO memories. When 32 samples of one channel are available in the FIFO, the FFT processor executes the FFT algorithm and stores the result in another FIFO (FFTFIFO). This process is executed reading the information for the eight FIFO channels. The information stored in the FFTFIFO is read by another hardware processor devoted to compute the spectral deviation. The result of this deviation for the 8 channels is sent using direct memory access (DMA) to the SCPU.
The total amounts of resources used into the FPGA are the following (data summarized from XILINX compiler):
• 
C. Execution of the Pattern Recognition Algorithm in the System CPU
The SCPU waits for spectral deviation vectors from both cards to build a single 13 point feature vector. With this vector it runs the function to compute the distances to the hyper-planes of the first layer classifiers according to (3) , (4) and (5); and finally it runs the decision function, (6) , to decide to trigger the alarm or not. Fig. 5 shows the LabVIEW code running in the SCPU implementing the calculation of the distances and the decision function. The CPU load in the SCPU during the execution of the application is less than 3%.
V. RESULTS AND CONCLUSIONS
In order to verify the correct performance of the implementation, it has been tested using several discharges files from JET's database, obtaining the same results as with the MATLAB simulations [4] . This means that if we compare the time when the incoming disruption is detected in the simulations, and in the real time systems, the results obtained are the same. So the first objective of this work has been fulfilled, as we have developed a real time disruption detection system that has been validated with signals from JET database. Regarding the implementation, we can conclude that this is an efficient real time implementation of the RTDD, because the time spent by the SCPU to compute the distances, and to trigger the alarm, is less than the acquisition time. This is possible due to the use of the FPGAs, which alleviate the load of the SCPU by running part of the code (feature extraction) in hardware.
The optimal solution for this application would have been the use of only one IDAQ card executing the algorithm in an autonomous way, with a host (SCPU) acquiring the result of the algorithm execution (variable R in (6)). The feasibility of this optimal solution depends on the availability of IDAQ devices with enough number of ADC channels and FPGA resources. Unfortunately, at the time there was no single IDAQ device available that could fit this entire application. This problem will always be there, as it is impossible to develop a commercial devices that fulfils every application and budget. There are mainly two solutions to overcome this problem. The first would be to the use of as many IDAQ cards as number of channels and FPGA resources are needed. In this case this would have meant the use of at least another IDAQ card to compute (3), (4), (5), and (6), and to decide to trigger the alarm or not. The main problem to solve would be how to exchange the data among the FPGA cards, so one of them would receive the feature vector components from the other two. In our implementation this would have had to be done using the SCPU to transfer the data as our IDAQ cards do not support local links among them. Considering the cost increase, due to the extra hardware and the development time, we decided to look for another alternatives. The solution adopted in this implementation is the use of a host CPU running a real time operating system to retrieve the data from the DAQ devices, and to run the parts of the code that cannot be fitted into the FPGA. This is has been considered an optimal solution as no extra hardware is included, and thanks to the methodology used the development time is also optimized. This is an important point of this work. The use of FPGAs and other hardware technologies with parallel processing capabilities, such as GPUs [8] , for data assessment at fusion devices is undoubtedly leading the way to better and more efficient machine operation from the point of view of data acquisition and management. But, the methodologies and tools used to develop these systems, can be as important as the technologies themselves. The possibility of using the same tool to develop a complete system using commercial hardware, from acquisition to FPGA programming and host development, reduces considerably development time and costs, at the same time it fosters reusability and maintainability. This should be taken into account when compared to a traditional FPGA design cycle, which would usually require using different tools and developing custom hardware solutions.
